Abstract-Subharmonic oscillation is an undesired phenomenon in switching converters. In past studies, its prediction has been mainly tackled by explicitly deriving a discrete-time model and then linearizing it in the vicinity of the operating point. However, the results obtained from such an approach cannot be applied for design purpose except for simple cases such as peak or valley current-mode control (CMC). Alternatively, in this brief, this phenomenon is analyzed by using a unified formal symbolic approach that can be applied for different control strategies. This approach is based on expressing the condition for subharmonic oscillation occurrence using Fourier series and then converting the result into a matrix-form expression that explicitly depends on the system parameters, making the results directly applicable for design purpose. Under certain practical conditions concerning these parameters, the matrix-form expression can be approximated by standard polynomial functions depending on the operating duty cycle. The results presented in this work clearly generalize the well-known stability condition of peak/valley CMC. 
I. INTRODUCTION

S
WITCHING converters are integral elements to modern power electronics. Despite their widespread use, they can pose serious challenges to power-supply designers because almost all of the rules of thumb governing their design are only applicable to the linearized averaged system even though the system works in switched mode [1] , [2] . Switch-mode operation is carried out by means of pulse width modulation (PWM) action on the switches. In the traditional PWM control, the duty cycle of the pulse driving signal u(t) is varied according to the error v e (t) between the output variable (voltage or current) and its desired reference v ref . This error is processed through an error amplifier to provide the control voltage v c (t). In voltagemode control (VMC) or duty cycle control, the simplest analog form of generating a fixed-frequency PWM is by comparing the control voltage with a ramp periodic signal v tri (t) in such a way that the pulse signal u(t) goes high/low when the control signal v c (t) is higher/lower than the triangular signal v tri (t). In peak (resp. valley) current-mode control (CMC), the switch is turned ON (resp. OFF) periodically, while it is turned OFF (resp. ON) whenever the peak (resp. valley) inductor current reaches a reference signal dictated by the output voltage error signal and a ramp compensator. Fig. 1(a) shows a schematic circuit dc-dc buck converter under a general control scheme encompassing both VMC and CMC. It can be recognized that the voltage at the input of the RLC circuit (diode voltage) is essentially a square wave with amplitude v g (input voltage). This fact justifies the equivalent block diagram in Fig. 1(b) . It is worth noting that a CMC converter generally uses the inductor current, as well as the output voltage error signal, as input signals to the PWM modulator. According to Fig. 1(b) , the state equations of the system can be written as follows:
where x(t) is the vector of the state variables corresponding to the power stage (capacitor voltage v C and inductor current i L ) and probably to the controller. v ref is the reference signal, and g is an appropriate gain. u(t) is the square wave driving signal with steady state duty cycle D defined as the ratio between the ON time duration (u(t) = 1) and the entire switching period T . A, B, and C are system matrices to be specified later. It is important to point out that the mathematical description (1)- (3) is, in general, valid for both VMC and CMC strategies, but the dimension and the expression of the system matrices will depend on the controller used. In practice, it is desirable that the system periodically operates with a constant switching frequency f s = 1/T equal to that of the external sawtooth ramp signal, which is the same frequency as the external clock signal. However, under parameter changes, the stability of this operating mode may be lost, resulting in different kinds of instabilities and dynamical behaviors [3] . There have been hitherto many research efforts devoted to predict the border of occurrence of such instabilities. In the past studies, the prediction of subharmonic oscillation has been mainly based on deriving an accurate discrete-time model and then linearizing it in the vicinity of the operating point [4] - [6] . Recently, Filippov's method and the monodromy matrix has been used to predict these instabilities in dc-dc converters, and similar results as those obtained from the discrete-time approach were derived [7] , [8] . However, the results obtained from both approaches, although very accurate, are not suited to obtain clear design-oriented criteria in the parametric design space. Exceptionally, the subharmonic oscillation can be perfectly predicted in the peak/ valley CMC system mainly examining the slopes of the inductor current during the ON and the OFF time durations [1] . For example, from the well-known slope-based criterion in [1] , it can be shown that, in order to guarantee the stability of a peak CMC dc-dc buck converter with a compensating ramp and with voltage loop open, the following inequality, in terms of the duty cycle D and the system parameters, must hold:
where L is the inductance of the inductor, V M is the amplitude of the triangular signal v tri (t), and T its period (see Fig. 1 ). For a valley CMC buck converter, the same inequality holds by changing D with D = 1 − D. A similar inequality can be also obtained for other control schemes with triangular waveforms of the control signal v c such as ripple-based V 2 control [9] , where the equivalent series resistance (ESR) of the output capacitor makes the waveform of the output voltage practically triangular similarly to the case of CMC. However, in situations where the control voltage has not a triangular shape, the slopebased criterion (4) cannot be applied. This is the case of control schemes such as Type II and III VMC [10] or Type II average CMC [11] . A ripple-based approach has been suggested in [12] and [13] as a design-oriented approach for locating the boundary of subharmonic oscillation in a VMC buck converter, demonstrating that, effectively, (4) cannot be applied in this case.
An equivalent expression to (4), in the case of a generic control scheme, will be extremely helpful in designing switching converters free from subharmonic oscillation. This brief tries to develop a similar expression as (4) for different control strategies. The rest of this brief is organized as follows: Section II presents a Fourier-analysis-based condition from [14] , written as a Fourier series in the frequency domain, for subharmonic oscillation occurrence in the dc-dc buck converter. In Section III, a closed-form expression for this series is obtained. This expression is then simplified and specified in Section IV for different control strategies. A widely studied VMC dc-dc buck converter is used as an example to illustrate the theoretical results derived in this brief. Finally, in the last section, some concluding remarks of this work are summarized.
II. FOURIER-ANALYSIS-BASED CONDITION FOR SUBHARMONIC OSCILLATION OCCURRENCE
This section is an overview of the results derived in a quite interesting but overlooked work [14] . Expanding the square wave diode voltage in a Fourier series and operating on each term of the u-to-v c open loop transfer function H(s), equating the resulting expression to the ramp signal at the switching instants defined by the crossing between v c (t) and v tri (t), conditions for different periodicities can be obtained. In [14] , it has been shown that, at the boundary of the first subharmonic oscillation, an equality in the form S(D) = V M holds, where S(D) is the series given by
ω s = 2π/T being the angular switching frequency. Therefore, the system will be free from subharmonic oscillation whenever the following inequality holds:
Note that inequality (6) looks like the well-known condition (4), but it is more general.
III. GENERIC ANALYTICAL MATRIX-FORM EXPRESSION FOR PREDICTING SUBHARMONIC OSCILLATION
In [14] , the series S(D) in (5) has been approximated by the term that involves the transfer function H(s) with the smallest argument or graphically solved by truncating the series to an arbitrarily large number of harmonics. In this work, a closedform expression will be given for the series S(D) defined in (5). It will also be shown later that, by considering practical operating conditions, this series can even be approximated by polynomial functions depending on the power stage and controller parameters and, more importantly, on the steady state value of the duty cycle D. Differently to [14] , let us express H(s) as follows [see Fig. 1 
(b)]:
where R A (s) is known in matrix theory as the resolvent of the matrix A, which is given by [15] 
I is a unity matrix with appropriate dimensions. Then, from (8), the series S(D) in (5) becomes
By using the Poisson sum formulas, one can write [16] 
where h(t) is the impulse response, which, for the loop gain of the system described in (1)- (3), with input u(t) and output v c (t), is given by
Using (10) and (11) 
Equations (12)- (14), when substituted in (5), give the following closed-form expression for the series S(D):
Therefore, the condition (6) for the system to be free from subharmonic oscillation can be written as follows:
The inequality (16) can be considered as a generalized expression of (4) for different control schemes. This inequality can be solved in closed form for some design parameters like v g , V M , T , and g to locate the boundary between the desired stable periodic behavior and subharmonic oscillation. 
IV. APPROXIMATE EXPRESSION FOR PREDICTING SUBHARMONIC OSCILLATION
It is instructive to apply the previous results to a buck converter with a simple but representative proportional controller (CMC or VMC) with static gain g, although the results can be extended for the case of a dynamic controller. With a simple proportional control, the expressions of the matrix A and vector B are given by
where κ c = R/(R + R c ). The vector of the state variables is
The resolvent matrix can be written in the following formal geometric series expansion [15] :
Therefore, from (9) and (19), the series S(D) can be expressed as follows:
where S m (D) is the series given by
The expression of S m (D) can be obtained in closed form in terms of the duty cycle D for each value of m. In fact, S m (D) is an mth polynomial function of D. Table I shows the expressions of S m (D) for m = 1, . . . , 3. To have a flexibility to deal with both VMC and peak CMC, let us consider a signal y(t) (see Fig. 1 ) that can be expressed as a linear combination of the output voltage and the inductor current, i.e., y(t) = g v v(t) + g i i L (t). Therefore, the row vector C can be written as follows: 
The high order terms are omitted to save space. However, these terms can be ignored for practical values of circuit parameters, as it will be shown later. This is because, for large enough |s| with respect to the magnitude of the eigenvalues of the matrix A, as it is the case in dc-dc converters, one can approximate R A (s) by the two first terms in (19) and therefore, in most cases, these terms are necessary and sufficient to predict subharmonic oscillation. Ignoring terms for m ≥ 3, and after some algebra, the following expression for the critical input voltage is obtained:
where 
A. CMC
It can be noted from (24) (16) becomes (4). Note, however, that parasitic elements can alter the subharmonic oscillation condition, with respect to the ideal system in CMC. With voltage loop closed, in addition to the first term gT CB, the second term gT 2 CAB is also significant, and it has to be taken into account. Otherwise, it may happen that the ramp compensation does not guarantee the avoidance of subharmonic oscillation if the slope of the ramp is designed based on the approximate condition (4). Therefore, a more accurate expression is (24).
B. VMC
In VMC, (24) is also valid if one makes g i = 0. With an ideal output capacitor (R c = 0), the first term gT CB in (20) is zero, and the second term gT 2 CAB is necessary to predict the subharmonic oscillation occurrence. The first term will be also zero for the case of a pole-zero cancellation between a controller pole (in the case of a dynamic controller) and the zero of the power stage due to the ESR of the output capacitor. In this case, the following expression is obtained for the source voltage at the boundary of subharmonic oscillations:
Equation (25) is the same expression obtained in [12] for the case of ideal components (R c = R L = 0) by using a quite different approach. Without pole-zero cancellation and with a significant value of the ESR R c , gT CB becomes also significant, making, generally, very similar the conditions for subharmonic oscillation occurrence in VMC and CMC. It is worth noting that, based on (17), a very similar expression than (25) is obtained for Type II CMC and VMC. Details will be reported in a further study.
C. V 2 Ripple-Based Control
Consider the constant-frequency peak-voltage regulator (with V 2 control) [9] . By rearranging terms in (24), one has the same stability condition as in [9] with R L = 0. Thus 
D. Dependence on the Load Resistance
In the previous expressions, the dependence of the stability boundary on the load resistance is through the parasitic elements R c and R L . This dependence disappears if these parasitic parameters vanish. The actual dependence of the boundary on the load resistance R requires the consideration of the terms T m CA m−1 B for m ≥ 3. It can be shown that all these terms are negligible if
However, if (27) is violated, some discrepancies exist between the results obtained from the exact expression (16) and the approximated expressions based on the truncation of the geometric series (20), as it will be shown in the next example.
Example: Consider the well-known and widely studied example of the buck converter considered first in [3] and later by other researchers in [4] , [5] , and [7] . For this example, the input voltage v g and the duty cycle D in the nominal T -periodic regime are approximately related by the following expression, which can be obtained from a simple averaged model:
where [4] , [5] , and [7] will be considered so that the readers can make the comparison easily. Namely, L = 20 mH, C = 47 μF,
Numerical simulations are not repeated here to save space. Interested readers can see [3] , [7] , and [8] for both numerical simulations and experimental measurements. Traditionally, the dynamic behavior of the system in this example has been studied in terms of the input voltage v g [3] , [4] , [7] , [8] .
In Fig. 2 , the exact mesh plot of v * g (D) from (17) is shown together with the approximated plot from (25).
From Fig. 2 , it can be observed that, for sufficiently large values of R (T /(RC) 1), a good concordance is obtained, whereas a discrepancy exists between the exact and the approximated plots for relatively low values of R. This discrepancy becomes significant for time constant RC approaching the switching period T . For RC ≥ T , (25) will give inaccurate results. [4] , [7] , and [8] . For this value of the load resistance, T /(RC) ≈ 0.38 is relatively small, and the critical value can be also accurately obtained from the approximated expression (25). As R decreases, the value of the intersection point V g,cri increases as predicted in [7] by using a numerical approach based on the Fillipov method and the associated monodromy matrix. For example, for R = 5 Ω, the critical value of the input voltage is approximately 31 V, which is in perfect agreement with [7] (see , Fig. 7[7] ). From the approximated expression of v g (D), one still obtains V g,cri ≈ 24.51 V. This discrepancy is mainly due to the violation of (27) because, in this case, T /(RC) ≈ 1.7 > 1. Some boundary points for gain g in terms of the duty cycle D for v g = 25 V, obtained from an experimental prototype, are depicted in Fig. 4 , together with the theoretical boundary curves, showing an excellent agreement.
V. CONCLUSION
Subharmonic oscillation in peak/valley CMC converters is well documented by different analytical methods by considering the voltage loop open. However, with voltage loop closed and for VMC, this phenomenon has been only characterized by using numerical simulations or mainly based on abstract mathematical analysis using a discrete-time model or the Fillipov method. Explicit expressions for conditions of subharmonic oscillation occurrence in VMC and average CMC have been unavailable for many years. For peak CMC, it is widely believed that, without ramp compensation for example, the stability condition is D < 1/2, whereas with a compensating ramp, the stability condition is (4). This expression is shown to be a special case of the general results presented in this brief. Based on the general unified approach used in this study, critical values of the system parameters can be accurately located for different control schemes. The results have been illustrated for a dc-dc buck converter with a simple proportional VMC widely considered in the literature. Works are in progress using the approach developed in this study to deal with dynamic control schemes as well as to extend it to different switching converter topologies. The results will be reported in a further study.
